"A High-Performance Stochastic LDPC Decoder Architecture Designed via ..."

Qichen Zhang et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TCSI.2020.3003457

access: closed

type: Journal Article

metadata version: 2021-02-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/Zhang0LZP20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/Zhang0LZP20
Qichen Zhang, Yun Chen, Shixian Li, Xiaoyang Zeng, Keshab K. Parhi:
A High-Performance Stochastic LDPC Decoder Architecture Designed via Correlation Analysis. IEEE Trans. Circuits Syst. 67-I(12): 5429-5442 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.