default search action
"Delay Estimation and Sizing of CMOS Logic Using Logical Effort With Slope ..."
Cheng C. Wang, Dejan Markovic (2009)
- Cheng C. Wang, Dejan Markovic:
Delay Estimation and Sizing of CMOS Logic Using Logical Effort With Slope Correction. IEEE Trans. Circuits Syst. II Express Briefs 56-II(8): 634-638 (2009)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.