"A Multimode Shuffled Iterative Decoder Architecture for High-Rate RS-LDPC ..."

Yeong-Luh Ueng et al. (2010)

> Home

Details and statistics

DOI: 10.1109/TCSI.2010.2046964

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/UengYWC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/UengYWC10
Yeong-Luh Ueng, Chung-Jay Yang, Kuan-Chieh Wang, Chun-Jung Chen:
A Multimode Shuffled Iterative Decoder Architecture for High-Rate RS-LDPC Codes. IEEE Trans. Circuits Syst. I Regul. Pap. 57-I(10): 2790-2803 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.