"Digital IIR Integrator Design Using Richardson Extrapolation and ..."

Chien-Cheng Tseng, Su-Ling Lee (2008)

> Home

Details and statistics

DOI: 10.1109/TCSI.2008.920099

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/TsengL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/TsengL08
Chien-Cheng Tseng, Su-Ling Lee:
Digital IIR Integrator Design Using Richardson Extrapolation and Fractional Delay. IEEE Trans. Circuits Syst. I Regul. Pap. 55-I(8): 2300-2309 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.