"A 40-nm Sub-Threshold 5T SRAM Bit Cell With Improved Read and Write Stability."

Adam Teman et al. (2012)

Details and statistics

DOI: 10.1109/TCSII.2012.2231020

access: closed

type: Journal Article

metadata version: 2022-10-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics