"A 0.42-3.45 Gb/s Referenceless Clock and Data Recovery Circuit With ..."

Kyung-Sub Son et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TCSII.2019.2927408

access: closed

type: Journal Article

metadata version: 2020-10-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/SonAMK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/SonAMK20
Kyung-Sub Son, Taek-Joon An, Yong-Hwan Moon, Jin-Ku Kang:
A 0.42-3.45 Gb/s Referenceless Clock and Data Recovery Circuit With Counter-Based Unrestricted Frequency Acquisition. IEEE Trans. Circuits Syst. II Express Briefs 67-II(6): 974-978 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.