Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Design Procedure for Two-Stage CMOS Opamp With Flexible Noise-Power ..."

Jirayuth Mahattanakul, Jamorn Chutichatuporn (2005)

> Home

Details and statistics

DOI: 10.1109/TCSI.2005.851395

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/MahattanakulC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/MahattanakulC05
Jirayuth Mahattanakul, Jamorn Chutichatuporn:
Design Procedure for Two-Stage CMOS Opamp With Flexible Noise-Power Balancing Scheme. IEEE Trans. Circuits Syst. I Regul. Pap. 52-I(8): 1508-1514 (2005)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.