"A 50.8-53-GHz Clock Generator Using a Harmonic-Locked PD in 0.13- mum CMOS."

Chihun Lee et al. (2008)

Details and statistics

DOI: 10.1109/TCSII.2007.914430

access: closed

type: Journal Article

metadata version: 2020-05-27

a service of  Schloss Dagstuhl - Leibniz Center for Informatics