"A 32-Gb/s PAM-4 Quarter-Rate Clock and Data Recovery Circuit With an Input ..."

Dae Hyun Kwon et al. (2019)

> Home

Details and statistics

DOI: 10.1109/TCSII.2018.2855692

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/KwonKKC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/KwonKKC19
Dae Hyun Kwon, Minkyu Kim, Sung-Geun Kim, Woo-Young Choi:
A 32-Gb/s PAM-4 Quarter-Rate Clock and Data Recovery Circuit With an Input Slew-Rate Tolerant Selective Transition Detector. IEEE Trans. Circuits Syst. II Express Briefs 66-II(2): 362-366 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.