"Improved Area-Efficient Weighted Modulo 2n + 1 Adder Design ..."

Tso-Bing Juang, Chin-Chieh Chiu, Ming-Yu Tsai (2010)

> Home

Details and statistics

DOI: 10.1109/TCSII.2010.2040302

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/JuangCT10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/JuangCT10
Tso-Bing Juang, Chin-Chieh Chiu, Ming-Yu Tsai:
Improved Area-Efficient Weighted Modulo 2ⁿ + 1 Adder Design With Simple Correction Schemes. IEEE Trans. Circuits Syst. II Express Briefs 57-II(3): 198-202 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.