Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Design of an On-Silicon-Interposer Passive Equalizer for Next Generation ..."

Yeseul Jeon et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TCSI.2017.2783762

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/JeonKKJ18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/JeonKKJ18
Yeseul Jeon, Heegon Kim, Joungho Kim, Minkyu Je:
Design of an On-Silicon-Interposer Passive Equalizer for Next Generation High Bandwidth Memory With Data Rate Up To 8 Gb/s. IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(7): 2293-2303 (2018)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.