![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
"A 4.2 nW and 18 ppm/°C Temperature Coefficient Leakage-Based Square ..."
Chao-Jen Huang et al. (2019)
- Chao-Jen Huang, Yan-Jiun Lai, Yu-Jheng Ou Yang, Hung-Wei Chen, Chun-Chieh Kuo, Ke-Horng Chen
, Ying-Hsi Lin, Shian-Ru Lin, Tsung-Yen Tsai:
A 4.2 nW and 18 ppm/°C Temperature Coefficient Leakage-Based Square Root Compensation (LSRC) CMOS Voltage Reference. IEEE Trans. Circuits Syst. II Express Briefs 66-II(5): 728-732 (2019)
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.