default search action
"A 2.1-GHz Third-Order Cascaded PLL With Sub-Sampling DLL and ..."
Zhiqiang Huang, Bingwei Jiang, Howard C. Luong (2018)
- Zhiqiang Huang, Bingwei Jiang, Howard C. Luong:
A 2.1-GHz Third-Order Cascaded PLL With Sub-Sampling DLL and Clock-Skew-Sampling Phase Detector. IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(7): 2118-2126 (2018)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.