"Sorter-Based Arithmetic Circuits for Sigma-Delta Domain Signal Processing ..."

Hisato Fujisaka et al. (2012)

> Home

Details and statistics

DOI: 10.1109/TCSI.2011.2180450

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/FujisakaSAKH12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/FujisakaSAKH12
Hisato Fujisaka, Masahiro Sakamoto, Chang-Jun Ahn, Takeshi Kamio, Kazuhisa Haeiwa:
Sorter-Based Arithmetic Circuits for Sigma-Delta Domain Signal Processing - Part II: Multiplication and Algebraic Functions. IEEE Trans. Circuits Syst. I Regul. Pap. 59-I(9): 1966-1979 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.