"40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist."

Yi-Wei Chiu et al. (2014)

Details and statistics

DOI: 10.1109/TCSI.2014.2332267

access: closed

type: Journal Article

metadata version: 2020-05-22

a service of  Schloss Dagstuhl - Leibniz Center for Informatics