Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Memory System Optimization for FPGA-Based Implementation of Quasi-Cyclic ..."

Xiaoheng Chen et al. (2011)

> Home

Details and statistics

DOI: 10.1109/TCSI.2010.2055250

access: closed

type: Journal Article

metadata version: 2020-09-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/ChenKLA11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ChenKLA11
Xiaoheng Chen, Jingyu Kang, Shu Lin, Venkatesh Akella:
Memory System Optimization for FPGA-Based Implementation of Quasi-Cyclic LDPC Codes Decoders. IEEE Trans. Circuits Syst. I Regul. Pap. 58-I(1): 98-111 (2011)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.