"FPGA Vernier Digital-to-Time Converter With 1.58 ps Resolution and 59.3 ..."

Poki Chen et al. (2010)

> Home

Details and statistics

DOI: 10.1109/TCSI.2009.2028748

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/ChenCLC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ChenCLC10
Poki Chen, Po-Yu Chen, Juan-Shan Lai, Yi-Jin Chen:
FPGA Vernier Digital-to-Time Converter With 1.58 ps Resolution and 59.3 Minutes Operation Range. IEEE Trans. Circuits Syst. I Regul. Pap. 57-I(6): 1134-1142 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.