"A 20-MS/s to 40-MS/s Reconfigurable Pipeline ADC Implemented With Parallel ..."

Kailash Chandrashekar et al. (2010)

> Home

Details and statistics

DOI: 10.1109/TCSII.2010.2050948

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/ChandrashekarCFB10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ChandrashekarCFB10
Kailash Chandrashekar, Marco Corsi, John W. Fattaruso, Bertan Bakkaloglu:
A 20-MS/s to 40-MS/s Reconfigurable Pipeline ADC Implemented With Parallel OTA Scaling. IEEE Trans. Circuits Syst. II Express Briefs 57-II(8): 602-606 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.