"SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using ..."

Changqing Xu, Yi Liu, Yintang Yang (2020)

> Home

Details and statistics

DOI: 10.1109/TCAD.2019.2935051

access: closed

type: Journal Article

metadata version: 2022-08-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/XuLY20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/XuLY20
Changqing Xu, Yi Liu, Yintang Yang:
SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using Switch-Router Architecture. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(10): 2798-2811 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.