"An analysis of system level power management algorithms and theireffects ..."

Dinesh Ramanathan, Sandy Irani, Rajesh K. Gupta (2002)

> Home

Details and statistics

DOI: 10.1109/43.986423

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/RamanathanIG02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/RamanathanIG02
Dinesh Ramanathan, Sandy Irani, Rajesh K. Gupta:
An analysis of system level power management algorithms and theireffects on latency. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 21(3): 291-305 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.