default search action
"Post-Layout Simulation Time Reduction for Phase-Locked Loop Frequency ..."
Lechang Liu, Ramesh K. Pokharel (2014)
- Lechang Liu, Ramesh K. Pokharel:
Post-Layout Simulation Time Reduction for Phase-Locked Loop Frequency Synthesizer Using System Identification Techniques. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(11): 1751-1755 (2014)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.