"System-on-a-chip test scheduling with precedence relationships, ..."

Vikram Iyengar, Krishnendu Chakrabarty (2002)

> Home

Details and statistics

DOI: 10.1109/TCAD.2002.801102

access: closed

type: Journal Article

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/IyengarC02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/IyengarC02
Vikram Iyengar, Krishnendu Chakrabarty:
System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 21(9): 1088-1094 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.