"Analysis of Performance Benefits of Multitier Gate-Level Monolithic 3-D ..."

Inki Hong, Dae Hyun Kim (2018)

> Home

Details and statistics

DOI: 10.1109/TCAD.2017.2768427

access: closed

type: Journal Article

metadata version: 2021-06-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/HongK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HongK18
Inki Hong, Dae Hyun Kim:
Analysis of Performance Benefits of Multitier Gate-Level Monolithic 3-D Integrated Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(8): 1614-1626 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.