"Design-Space Exploration and Optimization of an Energy-Efficient and ..."

Sourav Das et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TCAD.2016.2604288

access: closed

type: Journal Article

metadata version: 2024-12-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/DasDPC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/DasDPC17
Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty:
Design-Space Exploration and Optimization of an Energy-Efficient and Reliable 3-D Small-World Network-on-Chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(5): 719-732 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.