


default search action
"Layer assignment for VLSI interconnect delay minimization."
Maciej J. Ciesielski (1989)
- Maciej J. Ciesielski:
Layer assignment for VLSI interconnect delay minimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 8(6): 702-707 (1989)

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.