Stop the war!
Остановите войну!
for scientists:
default search action
"Testability analysis and test-point insertion in RTL VHDL specifications ..."
Samir Boubezari et al. (1999)
- Samir Boubezari, Eduard Cerny, Bozena Kaminska, Benoit Nadeau-Dostie:
Testability analysis and test-point insertion in RTL VHDL specifications for scan-based BIST. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 18(9): 1327-1340 (1999)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.