"ASSESS: A Simulator of Soft Errors in the Configuration Memory of ..."

Cinzia Bernardeschi et al. (2014)

> Home

Details and statistics

DOI: 10.1109/TCAD.2014.2329419

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/BernardeschiCDS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/BernardeschiCDS14
Cinzia Bernardeschi, Luca Cassano, Andrea Domenici, Luca Sterpone:
ASSESS: A Simulator of Soft Errors in the Configuration Memory of SRAM-Based FPGAs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(9): 1342-1355 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.