"An Optimum Algorithm for Compacting Error Traces for Efficient Design ..."

Chia-Chih Yen, Jing-Yang Jou (2006)

> Home

Details and statistics

DOI: 10.1109/TC.2006.174

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/tc/YenJ06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/YenJ06
Chia-Chih Yen, Jing-Yang Jou:
An Optimum Algorithm for Compacting Error Traces for Efficient Design Error Debugging. IEEE Trans. Computers 55(11): 1356-1366 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.