"High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition ..."

Naofumi Takagi, Hiroto Yasuura, Shuzo Yajima (1985)

> Home

Details and statistics

DOI: 10.1109/TC.1985.1676634

access: closed

type: Journal Article

metadata version: 2020-12-29

- view
  authority control:
- export record
  dblp key:
  - journals/tc/TakagiYY85
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/TakagiYY85
Naofumi Takagi, Hiroto Yasuura, Shuzo Yajima:
High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree. IEEE Trans. Computers 34(9): 789-796 (1985)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.