"Prediction Router: A Low-Latency On-Chip Router Architecture with Multiple ..."

Hiroki Matsutani et al. (2011)

> Home

Details and statistics

DOI: 10.1109/TC.2011.17

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/tc/MatsutaniKAY11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/MatsutaniKAY11
Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, Tsutomu Yoshinaga:
Prediction Router: A Low-Latency On-Chip Router Architecture with Multiple Predictors. IEEE Trans. Computers 60(6): 783-799 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.