"Hybrid on-chip soft computing model for performance evaluation of 6T SRAM ..."

> Home

Details and statistics

DOI: 10.1007/S00500-019-04581-4

access: closed

type: Withdrawn Item

metadata version: 2024-08-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/soco/SelvarasuS20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/soco/SelvarasuS20
(Withdrawn) Hybrid on-chip soft computing model for performance evaluation of 6T SRAM cell using 45-nm technology. Soft Comput. 24(14): 10785-10799 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.