Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"FPGA-Based Hardware Accelerator for Matrix Inversion."

Venkata Siva Kumar Kokkiligadda et al. (2023)

> Home

Details and statistics

DOI: 10.1007/S42979-022-01542-X

access: closed

type: Journal Article

metadata version: 2023-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sncs/KokkiligaddaNPSP23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sncs/KokkiligaddaNPSP23
Venkata Siva Kumar Kokkiligadda, Vijitha Naikoti, Gaurao Sunil Patkotwar, Samrat L. Sabat, Rangababu Peesapati:
FPGA-Based Hardware Accelerator for Matrix Inversion. SN Comput. Sci. 4(2): 147 (2023)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.