"A Picosecond Delay Generator Optimized by Layout and Routing Based on FPGA."

Min Zhu et al. (2023)

Details and statistics

DOI: 10.3390/S23136144

access: open

type: Journal Article

metadata version: 2023-08-18

a service of  Schloss Dagstuhl - Leibniz Center for Informatics