"High Speed Low Power Analysis of 12 Transistors 2×4 line Decoder ..."

Sruthi Pavani Javvadi et al. (2024)

> Home

Details and statistics

DOI: 10.12694/SCPE.V25I5.3096

access: closed

type: Journal Article

metadata version: 2024-08-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/scpe/JavvadiHPN24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/scpe/JavvadiHPN24
Sruthi Pavani Javvadi, C. R. S. Hanuman, Sivadurgarao Parasa, Sannajah Naraganeni:
High Speed Low Power Analysis of 12 Transistors 2×4 line Decoder using 45GPDK Technology. Scalable Comput. Pract. Exp. 25(5): 3674-3690 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.