"A clock-based dynamic logic for the verification of CCSL specifications in ..."

Yuanrui Zhang et al. (2021)

> Home

Details and statistics

DOI: 10.1016/J.SCICO.2020.102591

access: closed

type: Journal Article

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/scp/ZhangWCM21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/scp/ZhangWCM21
Yuanrui Zhang, Hengyang Wu, Yixiang Chen, Frédéric Mallet:
A clock-based dynamic logic for the verification of CCSL specifications in synchronous systems. Sci. Comput. Program. 203: 102591 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.