"A composable worst case latency analysis for multi-rank DRAM devices under ..."

Zheng Pei Wu, Rodolfo Pellizzoni, Danlu Guo (2016)

> Home

Details and statistics

DOI: 10.1007/S11241-016-9253-4

access: closed

type: Journal Article

metadata version: 2023-08-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/rts/WuPG16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/rts/WuPG16
Zheng Pei Wu, Rodolfo Pellizzoni, Danlu Guo:
A composable worst case latency analysis for multi-rank DRAM devices under open row policy. Real Time Syst. 52(6): 761-807 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.