"Prolog to Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and ..."

Howard Falk (2006)

> Home

Details and statistics

DOI: 10.1109/JPROC.2006.886024

access: closed

type: Journal Article

metadata version: 2020-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/pieee/Falk06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/pieee/Falk06
Howard Falk:
Prolog to Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation. Proc. IEEE 94(12): 2107-2108 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.