"Prolog to IDDQ testing for CMOS VLSI."

Jim Esch (2000)

> Home

Details and statistics

DOI: 10.1109/JPROC.2000.842999

access: closed

type: Journal Article

metadata version: 2022-02-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/pieee/Esch00a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/pieee/Esch00a
Jim Esch:
Prolog to IDDQ testing for CMOS VLSI. Proc. IEEE 88(4): 542-543 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.