"Parallelizing SOR for GPGPUs using alternate loop tiling."

Peng Di et al. (2012)

> Home

Details and statistics

DOI: 10.1016/J.PARCO.2012.03.004

access: closed

type: Journal Article

metadata version: 2025-04-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/pc/DiWXWY12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/pc/DiWXWY12
Peng Di, Hui Wu, Jingling Xue, Feng Wang, Canqun Yang:
Parallelizing SOR for GPGPUs using alternate loop tiling. Parallel Comput. 38(6-7): 310-328 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.