"Hardware architecture design for real-time SIFT extraction with reduced ..."

Tsung-Han Tsai, Ruizhi Wang, Nai-Chieh Tung (2024)

> Home

Details and statistics

DOI: 10.1007/S11042-023-15789-W

access: closed

type: Journal Article

metadata version: 2024-01-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mta/TsaiWT24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mta/TsaiWT24
Tsung-Han Tsai, Ruizhi Wang, Nai-Chieh Tung:
Hardware architecture design for real-time SIFT extraction with reduced memory usage. Multim. Tools Appl. 83(2): 6297-6317 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.