"Full-Chip Reliability Simulation for VDSM Integrated Circuits."

Lifeng Wu, Zhihong Liu (2001)

> Home

Details and statistics

DOI: 10.1016/S0026-2714(01)00166-4

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mr/WuL01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mr/WuL01
Lifeng Wu, Zhihong Liu:
Full-Chip Reliability Simulation for VDSM Integrated Circuits. Microelectron. Reliab. 41(9-10): 1273-1278 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.