![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
"Wafer-Level Chip-Scale Packaging (Analog and Power Electronics Packaging), ..."
Chong Leong Gan, Uda Hashim (2015)
- Chong Leong Gan
, Uda Hashim:
Wafer-Level Chip-Scale Packaging (Analog and Power Electronics Packaging), XVII. Springer (2015), 322, ISBN: 978-1-4939-1555-2. Microelectron. Reliab. 55(11): 2481 (2015)
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.