"A 5 MHz-BW 71.7-dB SNDR two-step hybrid-domain ADC in 65-nm CMOS."

Zhe Yu, Yuhua Liang, Shubin Liu (2021)

Details and statistics

DOI: 10.1016/J.MEJO.2021.105253

access: closed

type: Journal Article

metadata version: 2021-12-15

a service of  Schloss Dagstuhl - Leibniz Center for Informatics