"Design of RSA processor for concurrent cryptographic transformations."

Satyanarayana Vollala et al. (2017)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2017.03.009

access: closed

type: Journal Article

metadata version: 2020-07-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/VollalaVGR17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/VollalaVGR17
Satyanarayana Vollala, V. V. Varadhan, K. Geetha, N. Ramasubramanian:
Design of RSA processor for concurrent cryptographic transformations. Microelectron. J. 63: 112-122 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.