![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
"Using multi-threshold threshold gates in RTD-based logic design: A case study."
Héctor Pettenghi, Maria J. Avedillo, José M. Quintana (2008)
- Héctor Pettenghi
, Maria J. Avedillo
, José M. Quintana
:
Using multi-threshold threshold gates in RTD-based logic design: A case study. Microelectron. J. 39(2): 241-247 (2008)
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.