Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"High speed interconnect through device optimization for subthreshold FPGA."

S. D. Pable, Mohd. Hasan (2011)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2010.12.009

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/PableH11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/PableH11
S. D. Pable, Mohd. Hasan:
High speed interconnect through device optimization for subthreshold FPGA. Microelectron. J. 42(3): 545-552 (2011)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.