"A systematic design approach for low-power 10-bit 100 MS/s pipelined ADC."

D. Meganathan et al. (2009)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2009.06.004

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/MeganathanSBMD09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/MeganathanSBMD09
D. Meganathan, Amrith Sukumaran, M. M. Dinesh Babu, S. Moorthi, R. Deepalakshmi:
A systematic design approach for low-power 10-bit 100 MS/s pipelined ADC. Microelectron. J. 40(10): 1417-1435 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.