"A floating-point VLSI chip for the TRON architecture: an architecture for ..."

Shumpei Kawasaki, Mitsuru Watabe, Shigeki Morinaga (1989)

> Home

Details and statistics

DOI: 10.1109/40.31476

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/micro/KawasakiWM89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/micro/KawasakiWM89
Shumpei Kawasaki, Mitsuru Watabe, Shigeki Morinaga:
A floating-point VLSI chip for the TRON architecture: an architecture for reliable numerical programming. IEEE Micro 9(3): 26-44 (1989)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.