"Fully pipelined FPGA-based architecture for real-time SIFT extraction."

John V. Vourvoulakis, John A. Kalomiros, John N. Lygouras (2016)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2015.11.013

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/VourvoulakisKL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/VourvoulakisKL16
John V. Vourvoulakis, John A. Kalomiros, John N. Lygouras:
Fully pipelined FPGA-based architecture for real-time SIFT extraction. Microprocess. Microsystems 40: 53-73 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.