"Scalable network-on-chip architecture for configurable neural networks."

Dmitri Vainbrand, Ran Ginosar (2011)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2010.08.005

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/VainbrandG11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/VainbrandG11
Dmitri Vainbrand, Ran Ginosar:
Scalable network-on-chip architecture for configurable neural networks. Microprocess. Microsystems 35(2): 152-166 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.